CACTI: an enhanced cache access and cycle time model

TitleCACTI: an enhanced cache access and cycle time model
Publication TypeJournal Article
Year of Publication1996
AuthorsWilton, S. J. E., and N. P. Jouppi
JournalSolid-State Circuits, IEEE Journal of
Pagination677 -688
Date Publishedmay.
Keywordsaccess times, analytical model, bitlines, cache storage, CACTI, comparator, content-addressable storage, cycle times, decoder, direct-mapped caches, ftp software, integrated memory circuits, memory architecture, multiplexor driver, on-chip memory circuits, set-associative caches, tag array, wordlines

This paper describes an analytical model for the access and cycle times of on-chip direct-mapped and set-associative caches. The inputs to the model are the cache size, block size, and associativity, as well as array organization and process parameters. The model gives estimates that are within 6% of Hspice results for the circuits we have chosen. This model extends previous models and fixes many of their major shortcomings. New features include models for the tag array, comparator, and multiplexor drivers, nonstep stage input slopes, rectangular stacking of memory subarrays, a transistor-level decoder model, column-multiplexed bitlines controlled by an additional array organizational parameter, load-dependent size transistors for wordline drivers, and output of cycle times as well as access times. Software implementing the model is available via ftp


a place of mind, The University of British Columbia

Electrical and Computer Engineering
2332 Main Mall
Vancouver, BC Canada V6T 1Z4
Tel +1.604.822.2872
Fax +1.604.822.5949

Emergency Procedures | Accessibility | Contact UBC | © Copyright 2021 The University of British Columbia