A 1/8-rate clock and data recovery architecture for high-speed communication systems

TitleA 1/8-rate clock and data recovery architecture for high-speed communication systems
Publication TypeConference Paper
Year of Publication2004
AuthorsSameni, P., and S. Mirabbasi
Conference NameCircuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on
PaginationIV - 305-8 Vol.4
Date Publishedmay.
Keywords40 Gbit/s, 5 GHz, clock rate reduction, clock recovery architecture, CMOS digital integrated circuits, data recovery architecture, data transition density, deep submicron CMOS designs, demultiplexing, encounters, high-speed communication systems, high-speed integrated circuits, integrated circuit design, integrated circuit modelling, multiphase VCO, multiphase voltage-controlled oscillator, optical communication, optical communication system, synchronisation, voltage-controlled oscillators

A new clock and data recovery (CDR) architecture for high-speed communication applications is introduced. The proposed CDR architecture is described in the context of a 40-Gb/s optical communication system. This architecture utilizes 1/8-rate clock to recover and demultiplex the data, and it does not require a frequency divider. Also, the CDR system employs a rate-reduction block to lower the data transition density and thereby alleviates the speed requirements of the data recovery process. For a 40-Gb/s system, the CDR uses a multiphase voltage-controlled oscillator (VCO) with 5-GHz center frequency. The proposed architecture is particularly suitable for deep submicron CMOS designs where the designer encounters difficulties in implementing a full-rate clock and data recovery.


a place of mind, The University of British Columbia

Electrical and Computer Engineering
2332 Main Mall
Vancouver, BC Canada V6T 1Z4
Tel +1.604.822.2872
Fax +1.604.822.5949

Emergency Procedures | Accessibility | Contact UBC | © Copyright 2021 The University of British Columbia