Multipriority packet switching on the HYPER switch

TitleMultipriority packet switching on the HYPER switch
Publication TypeConference Paper
Year of Publication1998
AuthorsAlnuweiri, H. M., Y. He, and M. Ito
Conference NameATM Workshop Proceedings, 1998 IEEE
Pagination34 -42
Date Publishedmay.
Keywordsasynchronous transfer mode, buffer management, buffer storage, cell scheduling policies, delay-sensitive cells, delay-sensitive traffic, dynamics, efficient buffer management scheme, fairness, generic ATM switches, head cells, high-priority cells, HYPER switch, interaction, loss-sensitive traffic, memory-space management schemes, multipriority packet switching, output buffers, output queues, overflowing queues, packet switching, performance, priority-based cell scheduling, push-out scheme, quality-of-service, queueing theory, scheduling, shared memory systems, shared-memory, shared-memory pool, storage management, telecommunication network management, telecommunication traffic, traffic classes

This paper develops an efficient buffer management scheme that makes generic ATM switches capable of supporting delay-sensitive as well as loss-sensitive traffic. The proposed scheme aims at enhancing the performance of ATM switches by maintaining the head cells of output queues in relatively short dedicated output buffers, while maintaining the long tails of overflowing queues in a shared-memory pool where various memory-space management schemes can be applied. Under this scheme, delay-sensitive (high-priority) cells can be forwarded immediately to the output buffers, where priority-based cell scheduling is exercised. Loss-sensitive (low-priority) cells are pushed into the shared-memory only if their output buffers are full. If the shared memory is full, then a suitable push-out scheme must be employed to provide fairness. We investigate the impact of various buffer management and cell scheduling policies on the dynamics of interaction among the two traffic classes. The results demonstrate the effectiveness of the proposed scheme in providing each traffic class with the required quality-of-service (QoS) performance over a wide range of traffic loads and buffer sizes


a place of mind, The University of British Columbia

Electrical and Computer Engineering
2332 Main Mall
Vancouver, BC Canada V6T 1Z4
Tel +1.604.822.2872
Fax +1.604.822.5949

Emergency Procedures | Accessibility | Contact UBC | © Copyright 2021 The University of British Columbia