Programmable Logic Core Based Post-Silicon Debug for SoCs

Bradley R. Quinton and Steven J.E. Wilton

Workshop on Silicon Debug and Diagnosis, 2007

Abstract

Producing a functionally correct integrated circuit is becoming increasingly difficult. No matter how careful a designer is, there will always be integrated circuits that are fabricated, but do not operate as expected. Providing a means to effectively debug these integrated circuits is vital to help pin-point problems and reduce the number of re-spins required to create a correctly-functioning chip. In this paper, we show that programmable logic cores (PLCs) and flexible networks can provide this debugging capability. We elaborate on our PLC based debug infrastructure and summarize our current research. We address issues such as defining the debug architecture and debug methodology, determining the expected area overhead, optimizing the interconnect topology, creating a high throughput multi-frequency on-chip network and building efficient interfaces between the PLC and fixed-function logic. Finally, we outline a number of directions for ongoing research in this area.

PDF Version of the paper (note: this is not an official publication. The proceedings of this workshop are informal)

Back to Steve Wilton's home page