Macrocell Architectures for Product Term Embedded Memory Arrays

Ernie Lin, Steven J.E. Wilton

11th International Conference on Field Programmable Logic and Applications (FPL), 2001

Abstract

We examine ways to increase product term usage efficiency and propose several new sharing architectures that addresses this problem. We also present a technology mapping algorithm for product term based FPGA embedded memory arrays. Our algorithm, pMapster, is used to investigate the effects of macrocell granularity and macrocell sharing on the amount of logic that can be packed into a product term embedded memory array.

PDF of Paper

Back to Steve Wilton's home page