A Synthesizable Datapath-Oriented Embedded FPGA Fabric

TitleA Synthesizable Datapath-Oriented Embedded FPGA Fabric
Publication TypeJournal Article
Year of Publication2007
AuthorsWilton, S. J. E., C. H. Ho, P. H. W. Leong, W. Luk, and B. Quinton
JournalFPGA 2007: 15th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays
Pagination33–41
Abstract

We present an architecture for a synthesizable datapath-oriented Field Programmable Gate Array (FPGA) core which can be used to provide post-fabrication flexibility to a System-on-Chip (SoC). Our architecture is optimized for bus-based operations that are common in signal processing and computation intensive applications. It employs a directional routing architecture, which allows it to be synthesized using standard ASIC design tools and flows. We also describe a proof-of-concept layout of our core. It is shown that the proposed architecture is significantly more area efficient than the best previously reported synthesizable programmable logic core.

a place of mind, The University of British Columbia

Electrical and Computer Engineering
2332 Main Mall
Vancouver, BC Canada V6T 1Z4
Tel +1.604.822.2872
Fax +1.604.822.5949
Email:

Emergency Procedures | Accessibility | Contact UBC | © Copyright 2020 The University of British Columbia