The memory/logic interface in FPGAs with large embedded memory arrays

TitleThe memory/logic interface in FPGAs with large embedded memory arrays
Publication TypeJournal Article
Year of Publication1999
AuthorsWilton, S. J. E., J. Rose, and Z. G. Vranesic
JournalVery Large Scale Integration (VLSI) Systems, IEEE Transactions on
Pagination80 -91
Date Publishedmar.
Keywordscellular arrays, chip area, circuit layout CAD, embedded systems, field programmable gate arrays, FPGAs, large embedded memory arrays, logic CAD, logic resources, memory access time, memory/logic interface, multiple memory arrays, network routing, reconfigurable architectures, routing structure, routing tracks, storage requirements

As the capacities of field-programmable gate arrays (FPGAs) grow, they will be used to implement much larger circuits than ever before. These larger circuits often require significant amounts of storage. In order to address these storage requirements, FPGAs with large embedded memory arrays are now being developed by several vendors. One of the crucial components of an FPGA with on-chip memory is the routing structure between the memory arrays and logic resources. If this memory/logic interface is not flexible enough, many circuits will be unroutable, while if it is too flexible, it will be slower and consume more chip area than is necessary. In this paper, we show that an interconnect in which each memory pin can connect to between four and seven logic routing tracks is best in terms of both area and speed. We also show that by adding switches to support nets that connect multiple memory arrays, we can reduce the memory access time by up to 25% and improve the routability slightly


a place of mind, The University of British Columbia

Electrical and Computer Engineering
2332 Main Mall
Vancouver, BC Canada V6T 1Z4
Tel +1.604.822.2872
Fax +1.604.822.5949

Emergency Procedures | Accessibility | Contact UBC | © Copyright 2021 The University of British Columbia