Implementing logic in FPGA embedded memory arrays: architectural implications

TitleImplementing logic in FPGA embedded memory arrays: architectural implications
Publication TypeConference Paper
Year of Publication1998
AuthorsWilton, S. J. E.
Conference NameCustom Integrated Circuits Conference, 1998. Proceedings of the IEEE 1998
Pagination269 -272
Date Publishedmay.
Keywords512 to 2048 bit, architectural implications, array size, array width, field programmable gate arrays, FPGA embedded memory arrays, logic design, memory architecture, read-only storage, ROM
Abstract

It has become clear that embedded memory arrays will be essential in future FPGAs. These arrays were originally intended to implement storage, but recent work has shown that they can also be used to implement logic very efficiently. In this paper, we explore how the depth, width, and flexibility of the embedded arrays affect their ability to implement logic. It is shown that each array should contain between 512 and 2048 bits, and should have a word width that can be configured as 1, 2, 4, or 8

URLhttp://dx.doi.org/10.1109/CICC.1998.694978
DOI10.1109/CICC.1998.694978

a place of mind, The University of British Columbia

Electrical and Computer Engineering
2332 Main Mall
Vancouver, BC Canada V6T 1Z4
Tel +1.604.822.2872
Fax +1.604.822.5949
Email:

Emergency Procedures | Accessibility | Contact UBC | © Copyright 2021 The University of British Columbia