Architecture of Centralized Field-Configurable Memory

TitleArchitecture of Centralized Field-Configurable Memory
Publication TypeConference Paper
Year of Publication1995
AuthorsWilton, S. J. E., J. Rose, and Z. G. Vranesic
Conference NameField-Programmable Gate Arrays, 1995. FPGA '95. Proceedings of the 3rd International ACM Symposium on
Pagination97 - 103
Abstract

As the capacities of FPGAs grow, it becomes feasible to implement the memory portions of systems directly on an FPGA together with logic. We believe that such an FPGA must contain specialized architectural support in order to implement memories efficiently. The key feature of such architectural support is that it must be exible enough to accommodate many different memory shapes (widths and depths) as well as allowing different numbers of independently-addressed memory blocks. This paper describes a family of centralized Field-Configurable Memory architectures which consist of a number of memory arrays and dedicated mapping blocks to combine these arrays. We also present a method for comparing these architectures, and use this method to examine the tradeoffs involved in choosing the array size and mapping block capabilities.

URLhttp://dx.doi.org/10.1109/FPGA.1995.242047
DOI10.1109/FPGA.1995.242047

a place of mind, The University of British Columbia

Electrical and Computer Engineering
2332 Main Mall
Vancouver, BC Canada V6T 1Z4
Tel +1.604.822.2872
Fax +1.604.822.5949
Email:

Emergency Procedures | Accessibility | Contact UBC | © Copyright 2021 The University of British Columbia