A versatile time-domain Reed-Solomon decoder

TitleA versatile time-domain Reed-Solomon decoder
Publication TypeJournal Article
Year of Publication1990
AuthorsShayan, Y. R., T. Le-Ngoc, and V. K. Bhargava
JournalSelected Areas in Communications, IEEE Journal on
Pagination1535 -1542
Date Publishedoct.
Keywords1.5 micron, CMOS integrated circuits, decoding, error correction codes, Galois field, logic arrays, time-domain Reed-Solomon decoder, time-domain synthesis, two-layer-metal HCMOS, VLSI, VLSI gate-array-based decoder

A versatile Reed-Solomon (RS) decoder structure based on the time-domain decoding algorithm (transform decoding without transforms) is developed. The algorithm is restructured, and a method is given to decode any RS code generated by any generator polynomial. The main advantage of the decoder structure is its versatility, that is, it can be programmed to decode any Reed-Solomon code defined in Galois field (GF) 2m with a fixed symbol size m. This decoder can correct errors and erasures for any RS code, including shortened and singly extended codes. It is shown that the decoder has a very simple structure and can be used to design high-speed single-chip VLSI decoders. As an example, a gate-array-based programmable RS decoder is implemented on a single chip. This decoder chip can decode any RS code defined in GF (25) with any code word length and any number of information symbols. The decoder chip is fabricated using low-power 1.5- mu;, two-layer-metal, HCMOS technology


a place of mind, The University of British Columbia

Electrical and Computer Engineering
2332 Main Mall
Vancouver, BC Canada V6T 1Z4
Tel +1.604.822.2872
Fax +1.604.822.5949

Emergency Procedures | Accessibility | Contact UBC | © Copyright 2021 The University of British Columbia