IBM system z functional and performance verification using X-Gen

TitleIBM system z functional and performance verification using X-Gen
Publication TypeConference Paper
Year of Publication2008
AuthorsSchober, T., B. Hoppe, S. Landa, and R. Morad
Conference NameHigh Level Design Validation and Test Workshop, 2008. HLDVT '08. IEEE International
Pagination93 -100
Date Publishednov.
Keywordsfunctional hardware verification, IBM system z functional, IBM System z10trade project, IO subsystem, memory, model-based random test case generator, network servers, performance evaluation, processor core, X-Gen
Abstract

In the IBM System z10trade project, new hardware components such as a processor core, memory and IO subsystem as well as new packaging components have been designed. In this paper we describe how functional hardware verification has been applied to verify the correctness of system related functions. A huge challenge is to prove that the system performance with respect to bandwidth and latency actually matches the predictions as well as the actual prototypes. This paper describes a new method that has been introduced in order to verify the system performance using simulation of RTL models. The paper further describes the application of a model-based random test case generator named X-Gen to provide complex testing scenarios, intelligent background noise, and expected results. It concludes with the results of the verification approaches with respect to finding functional and performance related hardware inefficiencies during the design implementation phase.

URLhttp://dx.doi.org/10.1109/HLDVT.2008.4695883
DOI10.1109/HLDVT.2008.4695883

a place of mind, The University of British Columbia

Electrical and Computer Engineering
2332 Main Mall
Vancouver, BC Canada V6T 1Z4
Tel +1.604.822.2872
Fax +1.604.822.5949
Email:

Emergency Procedures | Accessibility | Contact UBC | © Copyright 2020 The University of British Columbia