A hybrid heuristic for multiobjective VLSI cell placement is presented, which draws from the memory concept of Tabu search (TS) and the goodness feature of Simulated Evolution (SimE). Experimental results using ISCAS-89 benchmark circuits illustrate improvement in quality as compared to our best canonical TS implementation.
