Embedded Programmable Logic Core Enhancements for System Bus Interfaces

TitleEmbedded Programmable Logic Core Enhancements for System Bus Interfaces
Publication TypeConference Paper
Year of Publication2007
AuthorsQuinton, B. R., and S. J. E. Wilton
Conference NameField Programmable Logic and Applications, 2007. FPL 2007. International Conference on
Pagination202 -209
Date Publishedaug.
Keywordsembedded programmable logic core, embedded systems, logic design, post-fabrication reconfigurability, SoC design, SoC system bus interfaces, system buses, system-on-chip
Abstract

Programmable logic cores (PLCs) offer a means of providing post-fabrication re-configurability to a SoC design. Circuits implemented in a PLC will, inevitably have lower timing performance and logic density than fixed function circuits. This fundamental mismatch makes the design of the interface between the PLC and the rest of the SoC a challenging problem. In this paper we focus on interfaces between circuits implemented in PLCs and SoC system busses. We demonstrate problems with existing implementation options and then propose modifications to parts of the PLC architecture to enable more efficient system bus interfaces. Our results show that, on average, this modified architecture improves interface timing by 36.4%. reduces CLB usage by 7.9% and improves mutability by 28.8% for circuits that require system bus interfaces. We show that the area overhead is less than 0.5% for circuits that do not require bus interfaces.

URLhttp://dx.doi.org/10.1109/FPL.2007.4380648
DOI10.1109/FPL.2007.4380648

a place of mind, The University of British Columbia

Electrical and Computer Engineering
2332 Main Mall
Vancouver, BC Canada V6T 1Z4
Tel +1.604.822.2872
Fax +1.604.822.5949
Email:

Emergency Procedures | Accessibility | Contact UBC | © Copyright 2021 The University of British Columbia