Sensitivity of FPGA power evaluation

TitleSensitivity of FPGA power evaluation
Publication TypeConference Paper
Year of Publication2002
AuthorsPoon, K. K. W., and S. J. E. Wilton
Conference NameField-Programmable Technology, 2002. (FPT). Proceedings. 2002 IEEE International Conference on
Pagination441 - 442
Date Publisheddec.
Keywordsfield programmable gate arrays, FPGA power estimation tool, FPGA power evaluation, input transition density, low-power electronics, network routing, power dissipation, power-efficient FPGA architecture, primary input density, routing algorithm, sensitivity analysis

Power dissipation is becoming a major concern among FPGA vendors. Recently, architectural studies have been published which attempt to quantify the effects of various architectural alternatives on the power dissipation of FPGAs. These studies are very sensitive to assumptions made during the experimentation. In this paper, we analyze the sensitivity of two of these assumptions: the primary input density and the routing algorithm. We show that both of these assumptions significantly impact the architectural results.


a place of mind, The University of British Columbia

Electrical and Computer Engineering
2332 Main Mall
Vancouver, BC Canada V6T 1Z4
Tel +1.604.822.2872
Fax +1.604.822.5949

Emergency Procedures | Accessibility | Contact UBC | © Copyright 2021 The University of British Columbia