A novel FPGA architecture supporting wide, shallow memories

TitleA novel FPGA architecture supporting wide, shallow memories
Publication TypeJournal Article
Year of Publication2005
AuthorsOldridge, S. W., and S. J. E. Wilton
JournalVery Large Scale Integration (VLSI) Systems, IEEE Transactions on
Volume13
Pagination758 - 762
Date Publishedjun.
ISSN1063-8210
Keywordsbenchmark circuit, configuration memory, embedded memory, embedded systems, field programmable gate array, field programmable gate arrays, FPGA architecture, logic design, memory architecture, switch blocks, user accessible, wide/shallow memories
Abstract

This paper investigates an architecture designed to implement wide, shallow memories on a field programmable gate array (FPGA). In the proposed architecture, existing configuration memory normally used to control the connectivity pattern of the FPGA is made user accessible. Typically, not all the switch blocks in an FPGA are used to transport signals. By adding only a modest amount of circuitry, the configuration memory in these unused switch blocks (or unused paths within used switch blocks) can be used to implement wide, shallow buffers and other similar memory structures. The size of FPGA required to implement a benchmark circuit that makes use of the wide, shallow memories, is 20% smaller than a standard memory architecture. In addition, the benchmark circuit is on average 40% faster using the proposed architecture.

URLhttp://dx.doi.org/10.1109/TVLSI.2005.848817
DOI10.1109/TVLSI.2005.848817

a place of mind, The University of British Columbia

Electrical and Computer Engineering
2332 Main Mall
Vancouver, BC Canada V6T 1Z4
Tel +1.604.822.2872
Fax +1.604.822.5949
Email:

Emergency Procedures | Accessibility | Contact UBC | © Copyright 2020 The University of British Columbia