A novel FPGA architecture supporting wide shallow memories

TitleA novel FPGA architecture supporting wide shallow memories
Publication TypeConference Paper
Year of Publication2001
AuthorsOldridge, S. W., and S. J. E. Wilton
Conference NameCustom Integrated Circuits, 2001, IEEE Conference on.
Pagination75 -78
Keywords9.46 Mbit, configuration memory, field programmable gate arrays, FPGA architecture, logic block, on-chip user storage, random-access storage, unused switch blocks, wide shallow memories
Abstract

This paper presents a novel architecture for on-chip user storage in a FPGA. Shallow wide memories are provided by allowing the user to write and read the configuration memory in unused switch blocks. Implementing this technique on a 100 times;100 logic block FPGA with 128 tracks per channel gives a total of 9.46 Megabits of memory which can be assessed using an arbitrary word width. The circuitry to provide access to the configuration bits in this way consists of 3.58 transistors per bit, and results in a routing speed degradation of 11.6% (typical critical path degradation of 5%)

URLhttp://dx.doi.org/10.1109/CICC.2001.929727
DOI10.1109/CICC.2001.929727

a place of mind, The University of British Columbia

Electrical and Computer Engineering
2332 Main Mall
Vancouver, BC Canada V6T 1Z4
Tel +1.604.822.2872
Fax +1.604.822.5949
Email:

Emergency Procedures | Accessibility | Contact UBC | © Copyright 2020 The University of British Columbia