A 900MHz-2GHz low-swing low-power 0.18/spl mu/m CMOS PLL

TitleA 900MHz-2GHz low-swing low-power 0.18/spl mu/m CMOS PLL
Publication TypeConference Paper
Year of Publication2005
AuthorsNouri, N., and S. Mirabbasi
Conference NameElectrical and Computer Engineering, 2005. Canadian Conference on
Pagination1566 -1569
Date Publishedmay.
Keywords0.18 micron, 1.8 V, 900 MHz to 2 GHz, CMOS integrated circuits, CMOS PLL, integrated differential charge-pump phase-locked loop, low-power electronics, on-chip loop filter, peak-to-peak differential voltage swing, phase locked loops, power consumption reduction, UHF integrated circuits

A fully integrated differential charge-pump phase-locked loop (PLL) is described. The PLL is designed, simulated, and laid out in a 0.18 mum CMOS technology. The PLL lock range is form 900 MHz to 2 GHz. All of the PLL internal signals are differential and low swing (1 V peak-to-peak differential voltage swing). To further reduce the power consumption of the PLL, the charge pump current of 15 muA is used. The PLL operates from a 1.8 V supply while consuming less than 10.5 mW. The complete PLL including its on-chip loop filter occupies 100times190mum2


a place of mind, The University of British Columbia

Electrical and Computer Engineering
2332 Main Mall
Vancouver, BC Canada V6T 1Z4
Tel +1.604.822.2872
Fax +1.604.822.5949

Emergency Procedures | Accessibility | Contact UBC | © Copyright 2021 The University of British Columbia