Title | Processor-Level Selective Replication |
Publication Type | Conference Paper |
Year of Publication | 2007 |
Authors | Nakka, N., K. Pattabiraman, and R. Iyer |
Conference Name | Dependable Systems and Networks, 2007. DSN '07. 37th Annual IEEE/IFIP International Conference on |
Pagination | 544 -553 |
Date Published | jun. |
Keywords | application-aware, error analysis, error detection, fault-injection, processor-level selective replication, redundancy, redundant hardware, static analysis |
Abstract | We propose a processor-level technique called selective replication, by which the application can choose where in its application stream and to what degree it requires replication. Recent work on static analysis and fault-injection-based experiments on applications reveals that certain variables in the application are critical to its crash- and hang-free execution. If it can be ensured that only the computation of these variables is error-free, then a high degree of crash/hang coverage can be achieved at a low performance overhead to the application. The selective replication technique provides an ideal platform for validating this claim. The technique is compared against complete duplication as provided in current architecture-level techniques. The results show that with about 59% less overhead than full duplication, selective replication detects 97% of the data errors and 87% of the instruction errors that were covered by full duplication. It also reduces the detection of errors benign to the final outcome of the application by 17.8% as compared to full duplication. |
URL | http://dx.doi.org/10.1109/DSN.2007.75 |
DOI | 10.1109/DSN.2007.75 |