Electrical and Computer Engineering
2332 Main Mall
Vancouver,
BC
Canada
V6T 1Z4
Tel +1.604.822.2872
Fax +1.604.822.5949
Email:
info@ece.ubc.ca
| Title | A Novel Active Decoupling Capacitor Design in 90nm CMOS |
| Publication Type | Conference Paper |
| Year of Publication | 2007 |
| Authors | Meng, X., K. Arabif, and R. Saleh |
| Conference Name | Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on |
| Pagination | 657 -660 |
| Date Published | may. |
| Keywords | 1 V, 3.0 mW, 90 nm, active decoupling capacitor design, capacitors, circuit noise, CMOS, CMOS integrated circuits, electrostatic discharge reliability, higher operating frequency, integrated circuit design, interference suppression, lower supply voltage, on-chip decoupling capacitors, power supply circuits, power supply noise reduction, reliability, thin-oxide gate leakage |
| Abstract | On-chip decoupling capacitors (decaps) are generally used to reduce power supply noise. Passive decap designs are reaching their limits in 90nm CMOS technology due to higher operating frequency, lower supply voltage, increased concerns on electrostatic discharge (ESD) reliability and thin-oxide gate leakage. In this paper, a novel active decap design is proposed to provide better noise reduction than the passive decaps. The active decap is analyzed for ESD reliability and process/temperature variation adaptability. It is implemented in a 1.0V-core 90nm process with a total area of 0.168mm2 and standby power of 3.0mW. |
| URL | http://dx.doi.org/10.1109/ISCAS.2007.377894 |
| DOI | 10.1109/ISCAS.2007.377894 |