GlitchLess: An Active Glitch Minimization Technique for FPGAs

TitleGlitchLess: An Active Glitch Minimization Technique for FPGAs
Publication TypeJournal Article
Year of Publication2007
AuthorsLamoureux, J., G. Lemieux, and S. J. E. Wilton
JournalFPGA 2007: 15th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays

This paper describes a technique that reduces dynamic power in FPGAs by reducing the number of glitches in the global routing resources. The technique involves adding programmable delay elements within the logic blocks of an FPGA to programmably align the arrival times of early-arriving signals to the inputs of the lookup tables and to filter out glitches generated by earlier circuitry. On average, the proposed technique eliminates 91% of the glitching, which reduces overall FPGA power by 18%. The added circuitry increases overall area by 5% and critical-path delay by less than 1%. Furthermore, since it is applied after routing, the proposed technique requires no modifications to the existing FPGA routing architecture or CAD flow.

a place of mind, The University of British Columbia

Electrical and Computer Engineering
2332 Main Mall
Vancouver, BC Canada V6T 1Z4
Tel +1.604.822.2872
Fax +1.604.822.5949

Emergency Procedures | Accessibility | Contact UBC | © Copyright 2021 The University of British Columbia