Quantitative QoS guarantees in labeled optical burst switching networks

TitleQuantitative QoS guarantees in labeled optical burst switching networks
Publication TypeConference Paper
Year of Publication2004
AuthorsKaheel, A., and H. Alnuweiri
Conference NameGlobal Telecommunications Conference, 2004. GLOBECOM '04. IEEE
Pagination1747 - 1753 Vol.3
Date Publishednov.
Keywordsburst assembly algorithm, burst assembly delay, burst blocking probability, core node data burst virtual queue, DiffServ networks, fair bandwidth allocation, fair packet queueing algorithm, FEC, FPQ scheduling, ingress nodes, labeled optical burst switching networks, LOBS core nodes, MPLS, multiprotocol label switching, OBS, optical switches, packet forwarding equivalence class, packet switching, quality of service, quantitative QoS guarantees, queued control burst information, service differentiation, wavelength scheduler

This paper presents a detailed architecture for providing quantitative QoS guarantees in labeled optical burst switching (LOBS) networks. Packets are assembled into data bursts based on their respective forwarding equivalence class (FEC) at ingress nodes. The burst assembly algorithm employs two parameters to control the burst blocking probability and burst assembly delay. We deploy a fair packet queueing (FPQ) algorithm in each edge node to regulate access to a wavelength scheduler. For LOBS core nodes, we present a novel approach that applies FPQ scheduling algorithms to the control plane of these nodes to guarantee fair bandwidth allocation. Based on the information provided by the queued control bursts, the core FPQ algorithm creates a virtual queue of data bursts in core nodes, then it selects the eligible control burst to be processed by the wavelength scheduler. In addition, we present analytical expressions for the worst case delay and the blocking probability in the proposed architecture. Simulation results demonstrate that the proposed architecture provides accurate and controllable service differentiation in LOBS networks.


a place of mind, The University of British Columbia

Electrical and Computer Engineering
2332 Main Mall
Vancouver, BC Canada V6T 1Z4
Tel +1.604.822.2872
Fax +1.604.822.5949

Emergency Procedures | Accessibility | Contact UBC | © Copyright 2020 The University of British Columbia