Rapid estimation of power consumption for hybrid FPGAs

TitleRapid estimation of power consumption for hybrid FPGAs
Publication TypeConference Paper
Year of Publication2008
AuthorsHo, C. H., P. H. W. Leong, W. Luk, and S. J. E. Wilton
Conference NameField Programmable Logic and Applications, 2008. FPL 2008. International Conference on
Pagination227 -232
Date Publishedsep.
Keywordsdomain-specific coarse-grained units, field programmable gate arrays, floating point benchmark circuits, hybrid FPGA, island-style fine-grained units, low-power electronics, power consumption, standard ASIC tools, standard FPGA tools

A hybrid FPGA consists of island-style fine-grained units and domain-specific coarse-grained units. This paper describes an approach to estimate the power consumption of a set of hybrid FPGA architectures. The dynamic power consumption of the fine-grained units is obtained using standard FPGA tools, and the coarse-grained units using standard ASIC tools. Based on this approach, the dynamic power consumption of different hybrid FPGA architectures can be studied and we report on results over a set of floating point benchmark circuits.


a place of mind, The University of British Columbia

Electrical and Computer Engineering
2332 Main Mall
Vancouver, BC Canada V6T 1Z4
Tel +1.604.822.2872
Fax +1.604.822.5949

Emergency Procedures | Accessibility | Contact UBC | © Copyright 2021 The University of British Columbia