Analog IP design flow for SoC applications

TitleAnalog IP design flow for SoC applications
Publication TypeConference Paper
Year of Publication2003
AuthorsHamour, M., R. Saleh, S. Mirabbasi, and A. Ivanov
Conference NameCircuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on
PaginationIV-676 - IV-679 vol.4
Date Publishedmay.
Keywordsanalog IP authoring flow, analog IP design flow, analog IP hardening, analog/mixed-signal portion, analogue processing circuits, circuit CAD, IC design process, integrated circuit design, phase locked loop, phase locked loops, reusable analog IP, SoC applications, system-on-chip, VCO, voltage-controlled oscillators
Abstract

The analog/mixed-signal (AMS) portion of the IC design process continues to be a major bottleneck, slowing the progress towards fully integrated system-on-chip (SoC) designs. A clear definition of reusable analog IP and an analog IP authoring flow has not emerged as yet, although many efforts are underway in industry and academia to establish these notions. In this work, practical definitions of analog IP and an associated design process is proposed A methodology is developed for analog IP hardening. The VCO of a phase locked loop (PLL) is chosen to illustrate the process due to the increasing importance of PLLs in SoC designs.

URLhttp://dx.doi.org/10.1109/ISCAS.2003.1206196
DOI10.1109/ISCAS.2003.1206196

a place of mind, The University of British Columbia

Electrical and Computer Engineering
2332 Main Mall
Vancouver, BC Canada V6T 1Z4
Tel +1.604.822.2872
Fax +1.604.822.5949
Email:

Emergency Procedures | Accessibility | Contact UBC | © Copyright 2019 The University of British Columbia