Routing architecture optimizations for high-density embedded programmable IP cores

TitleRouting architecture optimizations for high-density embedded programmable IP cores
Publication TypeJournal Article
Year of Publication2005
AuthorsHallschmid, P., and S. J. E. Wilton
JournalVery Large Scale Integration (VLSI) Systems, IEEE Transactions on
Pagination1320 - 1324
Date Publishednov.
Keywordschannel widths, circuit optimisation, embedded systems, field-programmable gate arrays, high-density embedded programmable IP cores, integrated circuit design, logic block pin placement, logic design, programmable logic devices, rectangular programmable logic cores, routing architecture optimization, switch block

Programmable logic cores differ from stand-alone field-programmable gate arrays in that they can take on a variety of shapes and sizes. With this in mind, we investigate the detailed routing architecture of rectangular programmable logic cores. We quantify the effects of having different X and Y channel capacities and show that the optimum ratio between the X and Y channel widths for a rectangular core is between 1.2 and 1.5. We also present a new switch block family optimized for rectangular cores. Further, we quantify the effects of logic block pin placement. Compared with a simple extension of an existing switch block, our new architecture leads to a density improvement of up to 11.9%. Finally, we show that, if the channel width, switch block, and pin placement are chosen carefully, then the penalty for using a rectangular core (compared to a square core with the same logic capacity) is small; for a core with an aspect ratio of 2:1, the area penalty is 1.6% and the speed penalty is 3.8%.


a place of mind, The University of British Columbia

Electrical and Computer Engineering
2332 Main Mall
Vancouver, BC Canada V6T 1Z4
Tel +1.604.822.2872
Fax +1.604.822.5949

Emergency Procedures | Accessibility | Contact UBC | © Copyright 2021 The University of British Columbia