A spatial computing architecture for implementing computational circuits

TitleA spatial computing architecture for implementing computational circuits
Publication TypeConference Paper
Year of Publication2008
AuthorsGrant, D., and G. Lemieux
Conference NameMicrosystems and Nanoelectronics Research Conference, 2008. MNRC 2008. 1st
Pagination41 -44
Date Publishedoct.
Keywordscircuit CAD, circuit designer, computational circuits, computational software algorithms, field programmable gate arrays, financial modelling, FPGA-based design, logic CAD, molecular dynamics, software architecture, software tools, spatial computing architecture, video encoding, weather simulation
Abstract

To accelerate many computational software algorithms, designers are implementing them as computational circuits. These algorithms are diverse and include molecular dynamics, weather simulation, video encoding, and financial modelling. Circuit designers repeatedly synthesize and simulate circuits for debugging and incremental design, but due to the size of computational circuits these steps are slow and waste designer productivity. In this paper we present an architecture and tool flow for rapidly compiling and simulating/executing computational circuits. We use a motion estimation circuit to demonstrate the performance vs. capacity scalability of our architecture, and show that the performance is comparable to an FPGA-based design.

URLhttp://dx.doi.org/10.1109/MNRC.2008.4683373
DOI10.1109/MNRC.2008.4683373

a place of mind, The University of British Columbia

Electrical and Computer Engineering
2332 Main Mall
Vancouver, BC Canada V6T 1Z4
Tel +1.604.822.2872
Fax +1.604.822.5949
Email:

Emergency Procedures | Accessibility | Contact UBC | © Copyright 2018 The University of British Columbia