Design of an optimal test access architecture using a genetic algorithm

TitleDesign of an optimal test access architecture using a genetic algorithm
Publication TypeConference Paper
Year of Publication2001
AuthorsEbadi, Z. S., and A. Ivanov
Conference NameTest Symposium, 2001. Proceedings. 10th Asian
Pagination205 -210
Keywordsaccess mechanisms, application specific integrated circuits, automatic testing, circuit optimisation, computational complexity, core-based system-on-chip designs, genetic algorithm, genetic algorithms, integrated circuit testing, logic testing, NP-complete, optimal test access architecture, parallel test data loading, serial test data loading, SOC testing, test access architecture, test data width, testing time
Abstract

Test access is a major problem for core-based system-on-chip (SOC) designs. Since cores in an SOC are not directly accessible via chip inputs and outputs, special access mechanisms are required to test them at the system level. One of the most important issues in designing a test access architecture is testing time. Here, several issues related to the design of an optimal test access architecture with the goal of minimizing testing time are discussed. These issues include the assignment of cores to test buses, the distribution of test data width between multiple test buses, and the estimation of test data requirements to satisfy an upper bound on the testing time. Previous works show that all of these problems are NP-complete. Here, we applied a genetic algorithm (GA) to solve these problems. Experiments were run on two hypothetical but non-trivial SOCs using the implemented GA. The results show a 40% improvement. The performance improvement is principally due to our removing the constraints of the necessity of serialization and allowing the system to handle serial or parallel test data loading for any core

URLhttp://dx.doi.org/10.1109/ATS.2001.990282
DOI10.1109/ATS.2001.990282

a place of mind, The University of British Columbia

Electrical and Computer Engineering
2332 Main Mall
Vancouver, BC Canada V6T 1Z4
Tel +1.604.822.2872
Fax +1.604.822.5949
Email:

Emergency Procedures | Accessibility | Contact UBC | © Copyright 2021 The University of British Columbia