Non-intrusive testing of high-speed CML circuits

TitleNon-intrusive testing of high-speed CML circuits
Publication TypeConference Paper
Year of Publication1998
AuthorsDevdas, V., and A. Ivanov
Conference NameTest Symposium, 1998. ATS '98. Proceedings. 7th Asian
Pagination172 -178
Date Publisheddec.
Keywordsat-speed tests, bipolar logic circuits, catastrophic open faults, catastrophic short faults, common-mode test, current mode logic circuits, current-mode logic, differential input CML circuits, fault coverage, fault location, functional tests, high-speed CML circuits, high-speed integrated circuits, high-speed interface circuits, Idd test, integrated circuit testing, logic testing, manufacturing defects, nonintrusive testing, PISO, production phase testing, production testing, SONET SIPO, voltage levels
Abstract

A new methodology for production phase testing of catastrophic short and open faults in Current Mode Logic (CML) circuits is proposed. The catastrophic faults induced in differential input CML circuits due to manufacturing defects are detected by manipulating the voltage levels of the inputs. The non-intrusive tests include functional (at-speed) tests, Idd test, and a new test called common-mode test (CMT). Two high-speed interface circuits, a 622 Mbps SONET SIPO (Serial-in-Parallel-Out) and a PISO (Parallel-In-Serial-Out) are used as examples to illustrate the effectiveness of the tests. Using all three tests, SPICE simulations show that 88-90% fault coverage of catastrophic faults can be detected

URLhttp://dx.doi.org/10.1109/ATS.1998.741610
DOI10.1109/ATS.1998.741610

a place of mind, The University of British Columbia

Electrical and Computer Engineering
2332 Main Mall
Vancouver, BC Canada V6T 1Z4
Tel +1.604.822.2872
Fax +1.604.822.5949
Email:

Emergency Procedures | Accessibility | Contact UBC | © Copyright 2020 The University of British Columbia