Design procedures for differential cascode voltage switch circuits

TitleDesign procedures for differential cascode voltage switch circuits
Publication TypeJournal Article
Year of Publication1986
AuthorsCHU, K. M., and D. L. Pulfrey
JournalSolid-State Circuits, IEEE Journal of
Volume21
Pagination1082 - 1087
Date Publisheddec.
ISSN0018-9200
KeywordsCMOS integrated circuits, Integrated logic circuits, logic design
Abstract

Differential cascode voltage switch (DCVS) logic is a CMOS circuit technique which has potential advantages over conventional NAND/NOR logic in terms of circuit delay, layout density, power dissipation, and logic flexibility. Two procedures are presented for constructing DCVS trees to perform random logic functions. The first procedure uses a Karnaugh mapping technique and is a very powerful pictorial method for hand-processing designs involving up to six variables. The second procedure is a tabular method based on the Quine-McCluskey approach and is suitable for functions with more than six variables. Both of these procedures are considerably easier to implement than a recently proposed algebraic technique which relies upon decomposition and factorization of Boolean expressions. Several DCVS circuits that have been synthesized by the Karnaugh map (K-map) and tabular procedures are presented.

URLhttp://dx.doi.org/10.1109/JSSC.1986.1052651
DOI10.1109/JSSC.1986.1052651

a place of mind, The University of British Columbia

Electrical and Computer Engineering
2332 Main Mall
Vancouver, BC Canada V6T 1Z4
Tel +1.604.822.2872
Fax +1.604.822.5949
Email:

Emergency Procedures | Accessibility | Contact UBC | © Copyright 2020 The University of British Columbia