Activity-based power estimation and characterization of DSP and multiplier blocks in FPGAs

TitleActivity-based power estimation and characterization of DSP and multiplier blocks in FPGAs
Publication TypeConference Paper
Year of Publication2006
AuthorsChoy, N. C. K., and S. J. E. Wilton
Conference NameField Programmable Technology, 2006. FPT 2006. IEEE International Conference on
Pagination253 -256
Date Publisheddec.
Keywordsactivity-based strategy, digital signal processing chips, DSP, field programmable gate arrays, FPGA, logic CAD, multiplier blocks, multiplying circuits, power dissipation, power estimation
Abstract

This paper describes an activity-based strategy for estimating the average power dissipation of hard DSP and multiplier blocks embedded in FPGAs. We identified two technical challenges in creating a tool flow to do this: (1) estimating the activity of all nodes in designs containing DSP blocks, and (2) estimating the average power dissipated within the DSP block quickly and accurately. In this paper, we compare several methods to address each of these two challenges. We conclude with a description of our complete power estimation flow

URLhttp://dx.doi.org/10.1109/FPT.2006.270321
DOI10.1109/FPT.2006.270321

a place of mind, The University of British Columbia

Electrical and Computer Engineering
2332 Main Mall
Vancouver, BC Canada V6T 1Z4
Tel +1.604.822.2872
Fax +1.604.822.5949
Email:

Emergency Procedures | Accessibility | Contact UBC | © Copyright 2020 The University of British Columbia