Design and implementation of a code-phase-shift keying spread spectrum receiver employing a FPGA baseband decoder

TitleDesign and implementation of a code-phase-shift keying spread spectrum receiver employing a FPGA baseband decoder
Publication TypeConference Paper
Year of Publication1997
AuthorsChan, S. K. S., and V. C. M. Leung
Conference NameCommunications, Computers and Signal Processing, 1997. '10 Years PACRim 1987-1997 - Networking the Pacific Rim'. 1997 IEEE Pacific Rim Conference on
Pagination632 -635 vol.2
Date Publishedaug.
Keywordscarrier-phase synchronization, code-phase-shift keying spread spectrum receiver, Costas loop, CPSK baseband decoder, CPSK decoder, CPSK signaling scheme, data acquisition, decoding, demodulators, digital radio, discrete components, double threshold detection scheme, field programmable gate arrays, FPGA baseband decoder, FPGA chip, IF demodulator, M-ary direct sequence spread spectrum receiver, modified double-dwell serial search scheme, modulation coding, phase shift, phase shift keying, pseudonoise codes, pseudonoise sequence, radio receivers, receiver performance, search problems, signaling waveforms, spread spectrum communication, synchronisation, telecommunication signalling, tracking
Abstract

In this paper, we present the design of an M-ary direct sequence spread spectrum receiver employing a novel code-phase-shift keying (CPSK) signaling scheme, with each of the M signaling waveforms derived from a different phase shift of a single pseudonoise sequence. The receiver consists of an IF demodulator and a CPSK baseband decoder, implemented using discrete components and a FPGA chip, respectively. A modified double-dwell serial search scheme is used for data acquisition and tracking, and the carrier-phase synchronization is solved by a Costas loop in the IF demodulator and a double threshold detection scheme in the CPSK decoder. Measurements of receiver performance are presented and compared with theoretical calculations

URLhttp://dx.doi.org/10.1109/PACRIM.1997.620342
DOI10.1109/PACRIM.1997.620342

a place of mind, The University of British Columbia

Electrical and Computer Engineering
2332 Main Mall
Vancouver, BC Canada V6T 1Z4
Tel +1.604.822.2872
Fax +1.604.822.5949
Email:

Emergency Procedures | Accessibility | Contact UBC | © Copyright 2021 The University of British Columbia