Electrical and Computer Engineering
2332 Main Mall
Vancouver,
BC
Canada
V6T 1Z4
Tel +1.604.822.2872
Fax +1.604.822.5949
Email:
info@ece.ubc.ca
| Title | A DSP-based implementation of a turbo-decoder |
| Publication Type | Conference Paper |
| Year of Publication | 1998 |
| Authors | Blazek, Z., and V. K. Bhargava |
| Conference Name | Global Telecommunications Conference, 1998. GLOBECOM 98. The Bridge to Global Integration. IEEE |
| Pagination | 2751 -2755 vol.5 |
| Keywords | 10 kbit/s, 192 bit, AWGN channels, block interleaver, code constraint length, constituent codes, convolutional code, data rate, digital signal processing chips, DSP-based implementation, interleaved codes, iterations, Iterative Decoding, NASA standard, Rayleigh channels, Rayleigh fading channels, single DSP chip, SOVA-based turbo-decoder, turbo codes, turbo-decoder, Viterbi decoder, Viterbi decoding |
| Abstract | This paper focuses on a DSP based implementation of a decoder for a simple turbo-code, consisting of two constituent codes of constraint length three and a 192 bit block interleaver. With three full iterations of the SOVA-based turbo-decoder executing on a single DSP chip, a data rate of approximately 10 kbps can be achieved. This implementation is then compared against a Viterbi decoder for the ldquo;NASA standard rdquo; constraint length seven convolutional code |
| URL | http://dx.doi.org/10.1109/GLOCOM.1998.776488 |
| DOI | 10.1109/GLOCOM.1998.776488 |