Digital control with improved performance for boost power factor correction circuits

TitleDigital control with improved performance for boost power factor correction circuits
Publication TypeConference Paper
Year of Publication2001
AuthorsBibian, S., and H. Jin
Conference NameApplied Power Electronics Conference and Exposition, 2001. APEC 2001. 16th Annual IEEE
Pagination137 -143 vol.1
Keywordsboost power factor correction circuits, computational delays, control system synthesis, DC-DC power convertors, dead-beat control, digital control, digital controller design, large control periods, PFC pre-regulator, power factor correction, predictive control, system specifications, very low control rate
Abstract

In this paper, an approach for the design of a digital controller for a PFC pre-regulator is proposed. The controller is modified to account for large control periods and computational delays, and can therefore be implemented on processors with few available computational resources. Results show that, even with a very low control rate, system specifications can be met using the proposed technique

URLhttp://dx.doi.org/10.1109/APEC.2001.911639
DOI10.1109/APEC.2001.911639

a place of mind, The University of British Columbia

Electrical and Computer Engineering
2332 Main Mall
Vancouver, BC Canada V6T 1Z4
Tel +1.604.822.2872
Fax +1.604.822.5949
Email:

Emergency Procedures | Accessibility | Contact UBC | © Copyright 2020 The University of British Columbia