The feasibility is shown of using the dynamic monitoring of the displacement of the uppermost metal layer due to thermal dilatations to locate devices that generate hot spots in a CMOS IC layout with five levels of metals and with metal fills.
Emergency Procedures | Accessibility | Contact UBC | © Copyright 2021 The University of British Columbia